Skip to content
#

asap7

Star

Here are 6 public repositories matching this topic...

Language: All
Filter by language
All 6 Verilog 2 Python 1 Shell 1 SystemVerilog 1 Tcl 1

Kev1nLevin / matmul-engine

Star 4

Parameterized N×N output-stationary systolic array accelerator for INT8 neural network inference. Full RTL-to-GDS flow on ASAP7 7nm using Cadence Genus + Innovus. 667 MHz, 42.7 GOPS peak throughput, 0.33 mW/GOP. SystemVerilog RTL, synthesis, place-and-route and self-checking testbench included.

neural-network accelerator systemverilog vlsi cadence digital-design genus tpu physical-design innovus 7nm rtl-to-gds systolic-array asap7
  • Updated Feb 18, 2026
  • Verilog

Lord1Egypt / KemetCore

Star 3

Open-source silicon: 10 hardware accelerator projects from SystemVerilog RTL to 7nm GDSII. CPUs (RISC-V + RVV), ML accelerators (conv, attention, sparse matmul, FP8/BF16), crypto (SHA-256/3, ML-KEM), graphics (ray-trace), and FPU library — all with bit-exact pymodel verification and cocotb tests.

machine-learning cryptography asic deep-learning neural-network sha256 systemverilog soc vlsi ray-tracing yosys risc-v open-source-hardware silicon verilator gdsii cocotb openroad hardware-design asap7
  • Updated Aug 17, 2026
  • Python

Add this topic to your repo

To associate your repository with the asap7 topic, visit your repo's landing page and select "manage topics."

Learn more