Feature/wishbone

[parhamsoltani]

Interface now uses std_ulogic/std_ulogic_vector, addresses are now unsigned and UpperCamelCase is used to increase readability. Contributions on feature/wishbone are now splitted into a new PR.

[Paebbels]

As the proposed names aren't matching the specification for 100% anymore, I suggest to prefer a clean naming scheme. This isn't chaning the name/meaning itself, just changing abbreviations to full non-abbreviated names.

[Paebbels]

Suggested change

	Wishbone/vB3/Wishbone_Generic.vhdl
	Wishbone/vB3/Wishbone_Generic.vhdl

[JimLewis]

Why are names that differ from the Wishbone spec being used? I too do not like shortened names, however, I also cannot see using any names other than the standard names. I see there being some freedom when the interface is a split transaction interface (like AXI) and multiple layers of records are used.

[parhamsoltani]

Why are names that differ from the Wishbone spec being used? I too do not like shortened names, however, I also cannot see using any names other than the standard names. I see there being some freedom when the interface is a split transaction interface (like AXI) and multiple layers of records are used.

We decided to adopt full UpperCamelCase names (Cycle, Strobe, Acknowledge, WriteEnable, etc.) instead of the abbreviated spec names. The spec signal names are still documented in comments for reference, so the mapping should be clear to anyone familiar with Wishbone.