A set of RTL designs that quantify the architectural parameters
SoldierChen/Microbench_HARP
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Verilog 79.0%
- C++ 13.4%
- SystemVerilog 7.3%
- Forth 0.3%