Skip to content
View Born-as-Harsha's full-sized avatar
  • Koneru Lakshmaiah Education Foundation
  • Visakhapatnam, India
  • LinkedIn in/harshaabhi

Block or report Born-as-Harsha

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Born-as-Harsha/README.md
β–ˆβ–ˆβ•—  β–ˆβ–ˆβ•— β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•— β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•— β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•—β–ˆβ–ˆβ•—  β–ˆβ–ˆβ•— β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•—
β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•—β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•—β–ˆβ–ˆβ•”β•β•β•β•β•β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•—
β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•‘β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•‘β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•”β•β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•—β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•‘β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•‘
β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•—β•šβ•β•β•β•β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•”β•β•β–ˆβ–ˆβ•‘
β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ–ˆβ•‘β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘β–ˆβ–ˆβ•‘  β–ˆβ–ˆβ•‘
β•šβ•β•  β•šβ•β•β•šβ•β•  β•šβ•β•β•šβ•β•  β•šβ•β•β•šβ•β•β•β•β•β•β•β•šβ•β•  β•šβ•β•β•šβ•β•  β•šβ•β•

Typing SVG


Profile ViewsΒ Β  FollowersΒ Β  StarsΒ Β  PortfolioΒ Β  LinkedIn



$ whoami

coding gif

#!/usr/bin/env python3

class HarshaVardhan:
    name        = "Harsha Vardhan Yelleti"
    alias       = "Born-as-Harsha"
    university  = "KL University, Visakhapatnam"
    degree      = "B.Tech ECE (Electronics & Communication)"
    focus       = ["VLSI Design", "ASIC", "Semiconductors"]
    languages   = ["Python", "C", "Verilog", "TypeScript", "JavaScript"]
    tools       = ["Cadence", "Synopsys", "LTSpice", "Django", "React"]
    currently   = "RTL β†’ GDSII flow, ERP tooling & full-stack projects"
    goal        = "Build at the intersection of Hardware & AI πŸš€"

    def motto(self) -> str:
        return "Turning silicon into intelligence ⚑"

me = HarshaVardhan()
print(me.motto())
# Output: Turning silicon into intelligence ⚑


$ project --overview

Building at the intersection of Silicon & Software

This profile spans two complementary engineering disciplines: VLSI / ASIC design β€” covering RTL-to-GDSII flows and analog/digital circuit simulation β€” and full-stack software engineering, built on Django, React, and modern UI tooling. The underlying objective is fluency at the point where hardware design and software/AI tooling converge.


🎨 Product & UI

  • Portfolio redesigned and relaunched on a dedicated live domain, with a refreshed component architecture and navigation system.
  • Two versioned portfolio codebases tracking iterative UI/UX design decisions in TypeScript/React.
  • amdox-erp-suite β€” a modular, in-progress ERP interface built in JavaScript, currently the most actively developed project.

βš™οΈ Engineering & Delivery

  • Multiple production-style Django applications shipped end-to-end: e-commerce storefront, task management system, and student activity tracker β€” each with authentication, admin tooling, and working templates.
  • RTL-to-GDSII coursework and HDL documentation maintained alongside active VLSI/ASIC study.
  • Consistent open-source contribution history, with forked repositories used deliberately for open-source practice.

🌐 Open Live Portfolio

Built and prototyped with Lovable Β· VLSI/RTL/FPGA/ASIC portfolio, research, and publications


$ tech --stack

β€” Languages & Core β€”

Python C Verilog TypeScript JavaScript Git Linux

β€” Web & Frameworks β€”

Django React TailwindCSS Vite Vercel HTML5

β€” Hardware & EDA β€”

Cadence Synopsys LTSpice ESP32 MATLAB


Domain Expertise
πŸ”· VLSI & Digital Design Cadence Virtuoso Β· Synopsys DC Β· Verilog HDL Β· ASIC Flow
πŸ”· Embedded Systems ESP32 Β· IoT Protocols Β· Sensor Integration
πŸ”· Full Stack Dev Django MVT Β· REST APIs Β· React Β· Tailwind CSS Β· ERP UI
πŸ”· Machine Learning Python Β· NumPy Β· Scikit-learn Β· Data Pipelines
πŸ”· Circuit Design Analog + Digital Electronics Β· LTSpice Simulation

$ git log --stat

GitHub Streak Stats



GitHub Stats Top Languages



Profile Details



Repos per Language Most Commit Language Stats



Activity Graph


$ ls ./projects --featured

Project Description Stack Status
🧩 amdox-erp-suite Modular ERP suite β€” most recently active project JavaScript πŸ”„ Active
🌐 Harshavardhan-portfolio-2026 Portfolio showcasing VLSI, FPGA, RTL Design & Semiconductor Engineering work TypeScript βœ… Live
πŸ“š KL-University-BTech-ECE-Resources BTech ECE notes, PPTs & study materials Jupyter Notebook βœ… Maintained
🌐 harsha-portfolio-2026 Earlier portfolio iteration, kept for reference TypeScript πŸ“¦ Archived reference
πŸš€ InternSparkInternship Internship-track project work JavaScript πŸ”„ In progress
πŸ“ Blog-Platform-with-Comments Full-featured blog with a comment system HTML CSS βœ… Complete
πŸ›’ ecommerce-web-application E-commerce platform with a Python/Django backend Python Django βœ… Complete
βœ… task-management-application Full-featured task management system Python Django βœ… Complete
πŸŽ“ Python-Full-Stack-Development Student Activity Management System Django Python βœ… Complete
🐍 Harsha-Python-Full-Stack-Devlopment-Project Django MVT scalable web app Django HTML βœ… Complete
πŸ”¬ EC9036_ASIC_DESIGN_USING_HDL ASIC design coursework β€” HDL documents (fork) Verilog βœ… Reference
πŸ“ˆ Quant-Resources Curated resources for quantitative developers (fork) C++ Guides βœ… Reference

Forked/learning repositories (Y24OpenSourceEngineering, open-source-practice, first-contributions) are kept starred for ongoing open-source practice and are intentionally left out of the featured table above to keep it focused on original work.


$ cat ./goals/2026.md

status:
  completed:
    - βœ…  Build complete BTech ECE resource repository
    - βœ…  Launch personal portfolio (now live at harshavardhan-vlsi.lovable.app)
    - βœ…  Build Django full stack web application
    - βœ…  Surpass 300+ GitHub contributions
    - βœ…  Build blog platform with comments system
    - βœ…  Build e-commerce web application
    - βœ…  Build task management application

  in_progress:
    - πŸ”„  Master Cadence & Synopsys full design flow
    - πŸ”„  Complete VLSI project  RTL β†’ GDSII
    - πŸ”„  Build out amdox-erp-suite UI modules
    - πŸ”„  Iterate on portfolio UI/UX (Harshavardhan-portfolio-2026)

  upcoming:
    - ⏳  Publish research / technical blog
    - ⏳  Open-source an ML + Hardware project
    - ⏳  Land VLSI / Semiconductor internship

$ setup --install

Most repositories are independent projects; clone the one you're interested in rather than this profile repo itself.

General setup (any repository)

  1. Pick a project from the featured projects table above.
  2. Clone it:
    git clone https://github.com/Born-as-Harsha/<repo-name>.git
    cd <repo-name>
  3. Check the stack shown in the table (Django/Python, TypeScript/React, or Verilog) and follow the matching setup below.
  4. Read the repo's own README for any project-specific environment variables or dependencies before running it.

Django / Python projects

(e-commerce app, task manager, student activity tracker)

  1. Create and activate a virtual environment:
    python -m venv venv
    source venv/bin/activate        # Windows: venv\Scripts\activate
  2. Install dependencies:
    pip install -r requirements.txt
  3. Apply database migrations:
    python manage.py migrate
  4. Start the development server:
    python manage.py runserver
  5. Open http://127.0.0.1:8000/ in your browser.

React / TypeScript projects

(portfolio codebases, amdox-erp-suite)

  1. Install Node.js 18 LTS or later.
  2. Install dependencies:
    npm install
  3. Start the dev server:
    npm run dev
  4. Open the local URL printed in the terminal (typically http://localhost:5173/).

Live Portfolio Prototype (harshavardhan-vlsi.lovable.app)

The live portfolio is built and prototyped with Lovable, an AI-assisted React/Vite/Tailwind app builder. To run or modify the prototype:

  1. View or edit visually β€” open the portfolio's Lovable project via the "Edit with Lovable" link in the site footer; changes made there sync automatically to the live deployment.
  2. Work with the code locally instead, if the project has been exported/synced to a GitHub repo:
    git clone https://github.com/Born-as-Harsha/<portfolio-repo-name>.git
    cd <portfolio-repo-name>
    npm install
    npm run dev
  3. Environment check β€” Node.js 18+ and npm are the only hard prerequisites; the project uses Vite, so no separate build step is needed for local development.
  4. Preview a production build before publishing:
    npm run build
    npm run preview
  5. Deploy β€” Lovable auto-publishes on save; for the GitHub-synced copy, pushing to the connected branch triggers redeployment.

$ usage --guidelines

Finding the right project

  • Browse the featured projects table above to find a repo relevant to your interest (VLSI/HDL, Django full-stack, or frontend/portfolio work).
  • Status tags (Active, Complete, In progress, Reference) indicate how much ongoing maintenance to expect β€” treat Complete/Reference repos as stable, and Active/In progress repos as subject to change.

Running a project

  • Each repo is self-contained; follow the setup steps above for its stack, then check its local README for anything project-specific (env vars, seed data, API keys).
  • For Django apps, run with DEBUG=True locally only; never reuse the development SECRET_KEY or default admin credentials in a deployed environment.
  • For React/TypeScript apps, use the Node version specified in the repo's package.json/.nvmrc if present, to avoid dependency-resolution issues.

Using the live portfolio

  • The live portfolio at harshavardhan-vlsi.lovable.app is read-only and meant for browsing project write-ups, case studies, research, and contact details β€” it is not a repository to clone.
  • Best viewed in an up-to-date Chromium, Firefox, or Safari browser; the layout is responsive but optimized primarily for desktop viewing of technical diagrams.

Reporting problems

  • If something in a repo doesn't run as documented, or a link in this profile README is broken, please open an issue on the relevant repository (or on this profile repo for README-level issues) rather than assuming it's intentional.

$ contribute --how

Contributions, issues, and suggestions are welcome on any of the public repositories linked above.

1. Fork & branch

git clone https://github.com/<your-username>/<repo-name>.git
cd <repo-name>
git checkout -b <type>/<short-description>

Use a type/ prefix for branch names, e.g. feature/add-dark-mode, fix/broken-nav-link, docs/update-readme.

2. Code standards

  • Match the existing formatting/style already used in the file you're editing (indentation, naming, import order).
  • For Python/Django code, follow PEP 8 and run python -m py_compile (or the repo's linter, if configured) before committing.
  • For TypeScript/React code, run npm run lint (and npm run build) locally to catch type or build errors before opening a PR.
  • Keep changes minimal and scoped β€” avoid unrelated formatting-only diffs mixed into a functional change.

3. Commit messages Use short, imperative, present-tense messages, ideally following Conventional Commits:

feat: add responsive nav to portfolio
fix: correct migration order in task-management-application
docs: update setup steps for amdox-erp-suite

4. Pull requests

  • Push your branch and open a PR against the repo's default branch.
  • In the PR description, include: what changed, why, and how it was tested (screenshots welcome for UI changes).
  • Link any related issue with Closes #<issue-number>.
  • For larger or breaking changes, please open an issue first to discuss the approach before investing significant time.

5. Review

  • Expect feedback or requested changes rather than an immediate merge β€” please keep the conversation in the PR thread.
  • Once approved, PRs are merged via squash-merge to keep history clean; you don't need to squash commits yourself beforehand.

$ link --integrity

To keep the links in this profile stable and reduce the chance of future breakage:

  • The live portfolio is hosted on Lovable at a fixed subdomain (harshavardhan-vlsi.lovable.app); verified reachable and serving the current portfolio content. Any future migration will be announced here with the old link kept as a redirect where possible.
  • The header's typing-animation badge links through git.io/typing-svg, which is the standard, still-functioning redirect used by the readme-typing-svg project itself (confirmed against the tool's own documentation) β€” not a stale shortlink.
  • All project links point to GitHub repository URLs rather than third-party mirrors, since GitHub URLs remain stable as long as the repo isn't renamed or deleted.
  • Stats/graph widgets use the official canonical endpoints for each project (github-readme-stats.vercel.app, streak-stats.demolab.com, github-readme-activity-graph.vercel.app, github-profile-summary-cards.vercel.app) β€” earlier deployments some of these tools used (e.g. Heroku/Cyclic-hosted versions) have since been shut down, so only current, actively maintained URLs are used here.
  • The github-readme-stats cards include a cache_seconds parameter to reduce intermittent 429 Too Many Requests responses, since the shared public instance is rate-limited and best-effort by design; if a card still fails to render, it's almost always a temporary rate limit or Vercel hiccup rather than a broken link β€” reloading the page or waiting a few minutes resolves it.
  • For guaranteed uptime on these widgets, each tool supports self-hosting (one-click Vercel deploy or a GitHub Action that commits static cards to the repo); this is the recommended next step if a badge needs to be 100% reliable rather than best-effort.
  • This README is reviewed periodically alongside repository updates so that project statuses, links, and the featured table stay in sync with what's actually shipped.

$ contact --info

Harsha Vardhan



Harsha Vardhan Yelleti Β Β·Β  ECE @ KL University Β Β·Β  Visakhapatnam


Live Portfolio LinkedIn GitHub Gmail



"I build at the intersection of hardware and software β€” where VLSI meets AI, the future is written in silicon." πŸ”¬


Open to Internships VLSI Full Stack


Footer

Popular repositories Loading

  1. KL-University-BTech-ECE-Resources KL-University-BTech-ECE-Resources Public

    BTech resources with materials, ppts, notes, topics.

    Jupyter Notebook 1

  2. harsha-portfolio-2026 harsha-portfolio-2026 Public

    TypeScript 1

  3. Harshavardhan-portfolio-2026 Harshavardhan-portfolio-2026 Public

    Personal portfolio showcasing my VLSI, FPGA, RTL Design, Digital Electronics, and Semiconductor Engineering projects, research, and technical skills.

    TypeScript 1

  4. amdox-erp-suite amdox-erp-suite Public

    JavaScript 1

  5. first-contributions first-contributions Public

    Forked from firstcontributions/first-contributions

    πŸš€βœ¨ Help beginners to contribute to open source projects

  6. Y24OpenSourceEngineering Y24OpenSourceEngineering Public

    Forked from KLGLUG/Y24OpenSourceEngineering

    Session Learning for Open Source Engineering